clock vhdl testbench

Elegant Eagle answered on May 8, 2020 Popularity 6/10 Helpfulness 3/10

answer clock vhdl testbench

Comment

-- architecture declarative part
  signal  clock : std_ulogic := '1';
-- architecture statement part
  clock <= not clock after 5 ns;

Popularity 6/10 Helpfulness 3/10 Language whatever

Source: www.doulos.com

Tags: clock test-bench vhdl whatever

Link to this answer
Share Copy Link

Contributed on May 08 2020

Elegant Eagle

0 Answers Avg Quality 2/10

Continue with Google

By continuing, I agree that I have read and agree to Greppers's Terms of Service and Privacy Policy.

Oops, You will need to install Grepper and log-in to perform this action.